

General Description

The SY54016R is a fully differential, low voltage 1.2V/1.8V CML Line Driver/Receiver with Fail-Safe Input. The SY54016R can process clock signals as fast as 2.5GHz or data patterns up to 3.2Gbps.


MICREL

The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, as small as 100mV ($200mV_{PP}$) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an internal voltage reference is provided to bias the V_T pin. The outputs are CML, with extremely fast rise/fall times guaranteed to be less than 95ps.

The SY54016R operates from a 2.5V \pm 5% core supply and a 1.8V or 1.2V \pm 5% output supply and is guaranteed over the full industrial temperature range (-40°C to +85°C). The SY54016R is part of Micrel's high-speed, Precision Edge[®] product line.

Data sheets and support documentation can be found on Micrel's web site at: <u>www.micrel.com</u>.

Functional Block Diagram



Features

- 1.2V/1.8V CML Line Driver/Receiver with Fail-Safe
 Input
- Guaranteed AC performance over temperature and voltage:
 - DC-to- > 3.2Gbps throughput
 - <370ps propagation delay (IN-to-Q)
 - <95ps rise/fall times
- Ultra-low jitter design
 - <1ps_{RMS} cycle-to-cycle jitter
 - <10ps_{PP} total jitter
 - <1ps_{RMS} random jitter
 - <10ps_{PP} deterministic jitter
- High-speed CML outputs
- 2.5V \pm 5% , 1.8/1.2V \pm 5% power supply operation
- Industrial temperature range: -40°C to +85°C
- Available in 8-pin (2mm x 2mm) MLF® package

Applications

- Data Distribution: OC-48, OC-48+FEC
- SONET clock and data distribution
- Fibre Channel clock and data distribution
- Gigabit Ethernet clock and data distribution

Markets

- Storage
- ATE
- Test and measurement
- Enterprise networking equipment
- High-end servers
- Metro area network equipment

Precision Edge is a registered trademark of Micrel, Inc.

MLF and MicroLeadFrame are registered trademarks of Amkor Technology.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com



Ordering Information⁽¹⁾


Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY54016RMGTR ⁽²⁾	MLF-8	Industrial	016R with Pb-Free bar-line indicator	NiPdAu Pb-Free

Notes:

1. Contact factory for die availability. Dice are guaranteed at T_A = 25°C, DC Electricals only.

2. Tape and Reel.

Pin Configuration



8-Pin MLF[®] (MLF-8)

Pin Description

Pin Number	Pin Name	Pin Function	
2,3	IN, /IN	Differential Input: This input pair is the differential signal input to the device. Input accepts differential signals as small as 100mV ($200mV_{PP}$). Each input pin internally terminates with 50Ω to the VT pin. If the input swing falls below a certain threshold (typical 30mV), the Fail Safe Input (FSI) feature will guarantee a stable output by latching the output to its last valid state.	
1	VT	Input Termination Center-Tap: Each side of the differential input pair terminates to VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. An internal high impedance resistor divider biases VT to allow input AC coupling. For AC-coupling, bypass VT with 0.1µF low ESR capacitor to VCC. See "Interface Applications" subsection and Figure 2a.	
8	VCC	Positive Power Supply: Bypass with $0.1uF//0.01uF$ low ESR capacitors as close to the V _{CC} pin as possible. Supplies input and core circuitry.	
5	VCCO	Output Supply: Bypass with 0.1uF//0.01uF low ESR capacitors as close to the V pin as possible. Supplies the output buffer.	
4	GND, Exposed pad	Ground: Exposed pad must be connected to a ground plane that is the same potential as the ground pin.	
7,6	Q, /Q	CML Differential Output Pair: Differential buffered copy of the input signal. The output swing is typically 390mV. See "Interface Applications" subsection for termination information.	

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V_{CC})0.5V to +3.0V Supply Voltage (V_{CCO})0.5V to +2.7V
V _{cc} - V _{cco}
V _{CCO} - V _{CC}
Input Voltage (V _{IN})–0.5V to V _{CC}
CML Output Voltage (V _{OUT}) 0.6V to V _{CCO} +0.5V
Current (V _T)
Source or sink current on VT pin±100mA
Input Current
Source or sink current on (IN, /IN)±50mA
Maximum operating Junction Temperature
Lead Temperature (soldering, 20sec.)
Storage Temperature (T_s)
G 1 (3 <i>)</i>

Operating Ratings⁽²⁾

Supply Voltage (V _{CC})	
(V _{cco})	1.14V to 1.9V
Ambient Temperature (T _A) Package Thermal Resistance ⁽³⁾ MLF [®]	–40°C to +85°C
Package Thermal Resistance ⁽³⁾	
MLF®	
Still-air (_{JA})	93°C/W
Junction-to-board(_{JB})	56°C/W

DC Electrical Characteristics⁽⁴⁾

 $T_A = -40^{\circ}C$ to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{CC}	Power Supply Voltage Range	V _{cc}	2.375	2.5	2.625	V
		V _{cco}	1.14	1.2	1.26	V
		V _{cco}	1.7	1.8	1.9	V
Icc	Power Supply Current	Max. V _{CC}		13	19	mA
Icco	Power Supply Current	No Load. Max. V _{CCO}		16	21	mA
R _{IN}	Input Resistance (IN-to-V _T , /IN-to-V _T)		45	50	55	Ω
$R_{\text{DIFF}_\text{IN}}$	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V _{IH}	Input HIGH Voltage (IN, /IN)	IN, /IN	1.2		V _{CC}	V
VIL	Input LOW Voltage (IN, /IN)	V_{IL} with V_{IH} = 1.2V	0.2		V _{IH} –0.1	V
V _{IH}	Input HIGH Voltage (IN, /IN)	IN, /IN	1.14		V _{CC}	V
V _{IL}	Input LOW Voltage (IN, /IN)	V_{IL} with V_{IH} = 1.14V, (1.2V-5%)	0.66		V _{IH} –0.1	V
V _{IN}	Input Voltage Swing (IN, /IN)	see Figure 3a	0.1		1.0	V
V_{DIFF_IN}	Differential Input Voltage Swing (IN - /IN)	see Figure 3b	0.2		2.0	V
V _{IN_FSI}	Input Voltage Threshold that Triggers FSI			30	100	mV
V _{T_IN}	Voltage from Input to V_T				1.28	V

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ_{JB} and θ_{JA} values are determined for a 4-layer board in still-air number, unless otherwise stated.

4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

CML Outputs DC Electrical Characteristics⁽⁵⁾

 V_{CCO} = 1.14V to 1.26V R_L = 50 Ω to V_{CCO} ,

 V_{CCO} = 1.7V to 1.9V, R_{L} = 50 Ω to V_{CCO} or 100 Ω across the outputs,

 V_{CC} = 2.375V to 2.625V. T_A = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OH}	Output HIGH Voltage	$R_L = 50\Omega$ to V_{CCO}	V _{CCO} -0.020	V _{CCO} -0.010	V_{CCO}	V
V _{OUT}	Output Voltage Swing	See Figure 3a	300	390	475	mV
V _{DIFF_OUT}	Differential Output Voltage Swing	See Figure 3b	600	780	950	mV
R _{OUT}	Output Source Impedance		45	50	55	Ω

Note:

5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC Electrical Characteristics

 V_{CCO} = 1.14V to 1.26V R_L = 50 Ω to V_{CCO} ,

 V_{CCO} = 1.7V to 1.9V, R_{L} = 50 Ω to V_{CCO} or 100 Ω across the outputs,

 V_{CC} = 2.375V to 2.625V. T_A = -40°C to +85°C, unless otherwise stated.

Symbol	Paramet	er		Condition	Min	Тур	Max	Units
f _{MAX}	Maximun	Maximum Frequency		NRZ Data	3.2			Gbps
				V _{OUT} > 200mV Clock	2.5			GHz
t _{PD}	PD Propagation Delay IN-to-Q		V _{IN} : 100mV-200mV, Note 6, Figure 1a	180	300	420	ps	
				V _{IN} : >200mV, Note 6, Figure 1a	170	250	370	ps
t _{Skew}	Part-to-Part Skew			Note 7			75	ps
t _{Jitter}	Data	Ra	andom Jitter	Note 8			1	ps _{RMS}
		Determ	ninistic Jitter	Note 9			10	ps _{PP}
	Clock	Cycle-to-	Cycle Jitter	Note 10			1	ps _{RMS}
	Total Jitter		er	Note 11			10	р s _{PP}
t _R t _F	Output Rise/Fall Times (20% to 80%) Duty Cycle		es	At full output swing.	30	60	95	ps
				Differential I/O	47		53	%

Notes:

6. Propagation delay is measured with input $t_r/t_f \leq 300$ (20% to 80%).

Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs. V_{IN} >200mV with input t,/t_f ≤300ps (20% to 80%).

8. Random jitter is measured with a K28.7 pattern, measured at $\leq f_{MAX}$.

9. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2²³–1 PRBS pattern.

10. Cycle-to-cycle jitter definition: the variation period between adjacent cycles over a random sample of adjacent cycle pairs. $t_{J|TTER_CC} = T_n - T_{n+1}$, where T is the time between rising edges of the output signal.

 Total jitter definition: with an ideal clock input frequency of ≤ f_{MAX} (device), no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.

Functional Description

Fail-Safe Input (FSI)

The input includes a special failsafe circuit to sense the amplitude of the input signal and to latch the output when there is no input signal present, or when the amplitude of the input signal drops sufficiently below $100mV_{PK}$ ($200mV_{PP}$), typically $30mV_{PK}$. Maximum frequency of the SY54016R is limited by the FSI function.

Input Clock Failure Case

If the input clock fails to a floating, static, or extremely low signal swing, the FSI function will eliminate a metastable condition and guarantee a stable output. No ringing and no undetermined state will occur at the output under these conditions.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal close to the FSI threshold. Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. Refer to "Typical Characteristics" for detailed information

Interface Applications

For Input Interface Applications see Figures 4a-f and for CML Output Termination see Figures 5a-d.

CML Output Termination with VCCO 1.2V

For VCCO of 1.2V, Figure 5a, terminate the output with 50Ω -to-1.2V, DC-coupled, not 100Ω differentially across the outputs.

If AC-coupling is used, Figure 5d, terminate into 50Ω -to-1.2V before the coupling capacitor and then connect to a high value resistor to a reference voltage.

Do not AC couple with internally terminated receiver. For example, 50Ω ANY-IN input. AC-coupling will offset the output voltage by 200mV and this offset voltage will be too low for proper driver operation.

CML Output Termination with VCCO 1.8V

For VCCO of 1.8V, Figure 5a and Figure b, terminate with either 50Ω to 1.8V or 100Ω differentially across the outputs. AC- or DC-coupling is fine.

Input AC-Coupling

The SY54016R input can accept AC-coupling from any driver. Tie VT to VCC with a capacitor as shown in Figures 4c and 4d. VT has an internal high impedance resistor divider as shown in Figure 2a, to provide a bias voltage for AC-coupling.

Timing Diagrams





Figure 1b. Fail-Safe Feature


Typical Characteristics

 V_{CC} = 2.5V, GND = 0V, R_L = 50 Ω to 1.2V, V_{IN} = 100mV, T_A = 25°C, unless otherwise stated.




Functional Characteristics

 V_{CC} = 2.5V, GND = 0V, V_{IN} = 400mV, R_L = 50 Ω to V_{CCO} , Data Pattern: 2²³-1, T_A = 25°C, unless otherwise stated.



Functional Characteristics

 V_{CC} = 2.5V, GND = 0V, V_{IN} = 400mV, R_L = 50 Ω to V_{CCO} , T_A = 25°C, unless otherwise stated.



Input and Output Stage




Figure 2a. Simplified Differential Input Buffer




Figure 2b. Simplified CML Output Buffer

Single-Ended and Differential Swings



Figure 3a. Single-Ended Swing





Figure 3b. Differential Swing

Input Interface Applications



CML Output Termination




Figure 5a. 1.2 or 1.8V CML DC-Coupled Termination




Figure 5c. CML AC-Coupled Termination (V_{CC0} 1.8V Only)






Figure 5b. 1.8V CML DC-Coupled Termination






Related Product and Support Documents

Part Number	Function	Datasheet Link		
SY54016AR	3.2Gbps Precision, 1:1 Low Voltage CML Buffer with Internal Termination	http://www.micrel.com/page.do?page=/product- info/products/sy54016ar.shtml		
HBW Solutions	New Products and Termination Application Notes	http://www.micrel.com/page.do?page=/product- info/as/HBWsolutions.shtml		

Package Information



MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2008 Micrel, Incorporated.